

ESKİŞEHİR TECHNICAL UNIVERSITY

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

EEM 334 - Digital Systems II

LAB 1 - INTRODUCTION TO XILINX ISE SOFTWARE AND FPGA

1. PURPOSE

In this lab, after you learn to use the basic functionality of ISE platform you will learn to simulate your design on ISE.

2. BACKGROUND

2.1. FPGA Architecture

FPGAs are different than traditional integrated circuits, because interconnects between the gates are programmable, which means the **hardware** itself is configurable. FPGAs are an array semiconductor modules of Programmable Logic Blocks (PLB) interconnected with programmable interconnections. These PLBs can be simple standard logic gates, like AND, OR gates; as well as more complex blocks like decoders and memory blocks. These PLBs can be even more complex blocks like microprocessors.

The users that want to build large scale digital circuits need to program only the interconnections to build their circuitry. There exists programs to simplify and automatize the procedure to embed the designs onto the FPGAs. FPGA systems include hardware and software components to provide the users with a flexible and easy to use environment to implement mid-scale to very large scale digital systems.

Throughout this lab, we will use the hardware and software provided by the Xilinx company, which is the leader in FPGA industry.

<u>!!!</u> Please avoid putting your fingers on the chips, as they are extremely electrostatic discharge sensitive. <u>!!!</u>

2.2. Xilinx ISE Design Tools

Xilinx ISETM is the design tool provided by Xilinx. Xilinx provides a free version of this tool called WebpackTM which would be virtually identical for our purposes.

There are four fundamental steps in all digital logic design. These consist of:

1. Design – The schematic or code that describes the circuit.

2. Synthesis – The intermediate conversion of human readable circuit description to FPGA code (EDIF) format. It involves syntax checking and combining of all the separate design files into a single file.

3. Place & Route – Where the layout of the circuit is finalized. This is the translation of the EDIF into logic gates on the FPGA.

4. Program – The FPGA is updated to reflect the design through the use of programming (.bit) files.

Testbench simulation is in the second step. As its name implies, it is used for testing the design by simulating the result of driving the inputs and observing the outputs to verify your design.

ISE has the capability to do a variety of different design methodologies including: Schematic Capture, Finite State Machine and Hardware Descriptive Language (VHDL or Verilog).

2.3. 4 bit Adder Design

In this part we will outline how to build a digital full adder. It is called "full" because it will include a "carry-in" bit and a "carry-out" bit. The carry bits will allow a succession of 1-bit full adders to be used to add binary numbers of arbitrary length. (Half adder includes only one carry bit.)

After preparing half adder with using gate level design, we will build full adder with using two half adder and we will build 4 bit adder with using 4 full adder.



Figure (1) - Block schematic of full adder

Cin_i	a_i	b_i	S_i	$C \operatorname{out}_i$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Figure (2) - Truth table of full adder

We can design full adder according to truth table, gate by gate or by combining two half adder. To learn modular design procedure, we build the circuit by using half adders.

Inp	outs	Outputs		
Х	Y	С	S	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

Figure (3) - Truth table of half adder



Figure (4) – Half adder block diagram

With using the truth table given above, we can obtain a logic gate equivalent of "sum" and "carry" output in the karnough map minimization like below.



Figure (5) - Gate equivalent of half adder



Figure (6) - Full adder circuit





3. PROCEDURE

In this first lab, you will learn to use ISE software to build digital designs. First two weeks, you do not need to design anything for prelab, but you must learn the procedure for upcoming labs. You should follow the instructions step by step. Try to get used to the procedure since you will be using the same procedure in the upcoming labs as well.

3.1. Schematic Design

1. Open the Xilinx ISE Project Navigator by selecting it from the start menu or from the desktop icon. Xilinx ISE working place looks like below.



- Within the project navigator, select from the File Menu, New Project like the figure above. Name the project "adder".
 - To put the project in a different location, either directly type the file path into Project Location or search by clicking the Three-dotted Browse button.
 - The location of the project can always be seen on the top of the Project Navigator screen. Project name and location can't contain any empty spaces. It is also important for you for the future projects.
 - In the "top level source type" menu you should select schematic for the first part of experiment.

In the second part, we will build a new project and we use VHDL language, so in second part you should select "HDL" for the top level source type. Click next and it will show the device properties window.

2		ISE Broject Navigator (8.29vd)		- 0 - 1
File Edit View Project Source Process Tools Window Layout Help		ISE Project Navigator (P.20X0)		
	N BBBB	× 12 × 2 1 9		
Start ↔ □ ♂ ×				
Welcome to the ISE® Design Suite				
Project commands				
Open Project Project Browser	-	New Project Wizard	×	
New Project	Create New Project Specify project lo	ation and type.		
Recent projects				
Double click on a project in the list below to open	Enter a name, locati	ons, and comment for the project		
	Name:	adder		
	Location:	D: \adder		
	Working Directory:	D:\ødder		
	Description:			
Additional resources				
Tutorials on the Web				
Design Resources Application Notes				
	Select the type of to	p-level source for the project		
	Top-level source typ	e:		
	HDL		~	
	Schematic EDIE			
	Mr NGC/NGO			
Errors				+□ #×
				0
Console O Errors A Warnings A Find in Files Results				,

3. Set the device properties exactly as shown in the following picture and continue to select next until the project is created.

Image: Second secon	88/8 / 3800 / 4 × 1	∞ ≁ ♥	
Project commands		New Project Wizard	×
New Project Open Example	roject Settings Specify device and project properties.	New Project mana	~
Recent projects Double click on a project in the list below to open	Select the device and design flow for the pr	roject	
	Property Name	Value New Constitued	197
	Product Category	All	
	Pamily Device	Artx/ XC7A100T	v v
	Package Speed	CSG324 -3	×
Additional resources	Top-Level Source Type	HDL	
Tutorials on the Web	Synthesis looi	ISim (VHDL/Verilog)	
Application Notes	Property Specification in Project File	Store all values	
	VHDL Source Analysis Standard	VHDL-93	
	Enable Message Filtering		
	More Info	< Back Next > Cano	
irrors			↔ D &

2.

4. After device properties set correctly you should skip screen with using next and Finish button. Following screen show the summary screen. We will add files to the project after we build it.



5. The project will be a blank project. For this project, there are two source files. In schematic design you will make design like shown below. In second part you will add copy of source files into your project.

6. First of all, you must add new source to your project by using "Project" menu or by right clicking on project name.



7. You should select "Schematic" on left panel. Name the file "half_adder". Press next button to go summary screen. You can skip summary screens by clicking finish. Summary screens only show where you are.

>	ISE Project Navigator (I	P.28xd) - D:\adder\adder.xise	- ð ×
File Edit View Project Source Process Tools Window Layout Help			
Design ↔ □ & ×			
Vew: Wew: Wew: Wewer tation Wewer tation			
A Hierarchy			
adder adder			
B xc/al00t-scsg324			
Empty view			
The view currently contains no files. You can add files to the project usion the toolbar at left		West and	
commands from the Project menu, and by using the	New So	burce wizard	
Design, Files, and Libraries panels.	€select Source Type		
Use:	Select source type, file name and its location.		
New Source: To create a new source file.	IP (CORE Generator & Architecture Wizard)	-	
Add Source: To add an existing file to the coolect	Schematic		
Add Copy of Source: To copy an existing	User Document		
fie to the protect directory and add it to	Verilog Test Fixture		
No Processes Running	VHDL Module	File name:	
TC No single design module is selected.	VHDL Library	half_adder	
🚉 🖻 🎽 Design Utilities	VHDL Test Bench	Location:	
20	22 Embedded Processor	D: Vackier	
		Add to project	
	More Info	Next > Cancel	
	1		
> Start ≝\$ Design 🚺 Files 🚺 Libraries			
Errors			+□ 8×
			~
< H			>
Console 🙆 Errors 🔝 Warnings 🙀 Find in Files Results			

8. Schematic working place must be opened like the following figure and "Creating Schematic completed successfully" message seen on transcript screen.

>	ISE Project Navigator (P.28xd) - D\adder\adder.xise	- 8 ×
File Edit View Project Source Process Tools Window Layout H	elp	
▲國國民长 · · · · · · · · · · · · · · · · · · ·		
Design ↔ □ ♂ ×		
Were:	New Source Wizard Post favalation will create a new identities source with the following specifications. Add to Project: We Source Prove: Softmatic Source Transit: Source Transit: Softmatic Source Transit: Addition (A)	
Stort ™C Design () Mes () Libraries	More Info	++ □ # ×
		~
¢		>
📋 Console 🔕 Errors 🔔 Warnings 😹 Find in Files Results		

9. You can use "Symbols" tab on the left-hand side. In this tab you can add some logic element into your workspace. For half adder circuit you should add "xor2" and "and2" gates into your design. They are in "Logic" categories.



10. You can use zoom buttons to see more clearly. After adding gates to your project you should connect them by using wires and you should add some I/O markers. You can use "Add wire" button or "Ctrl+W" shortcut to go adding wire mode. After that, you should add I/O marker to show the compiler input and output ports. You can use "Add I/O marker" button or "Ctrl+G" shortcut. After adding them your circuit looks like following figure. You can also rename the I/O markers according to your input and outputs not to be confused in the following designs.



11. Add one more schematic module to your project and name it "full_adder". You should change "symbol" tab to "design"tab.

12. Right click "full_adder" and select "Set as a top module" like below.

2		ISE Project Navi	gator (P.28xd) - D:\adder\ad	der.xise - [full_adder.sch]		- 8 ×
6 File Edit View Project Source Pro	cess Add Tools Window Layout	Help				= 8 ×
	@ * / / 20 20 / 2 .		> 2 7			
Vew:	** 0 8' X				sta oli Ale dei Ale di	
(a) Hierarchy						
adder	404					
El xc/a100t-3csg324						
alf_adder (D:\adder\half_ad	d Add Source					
63	Add Copy of Source					-
	Onen					
	Remove					
	Manual Compile Order					
	Set as Top Module					
	SmartGuide					
	Implement Top Module					
No Processes Running	File/Path Display					
Processes: full_adder	Expand All					
By:	Collapse All					
	🕅 Find Ctrl+F					
	😰 Design Properties	2				- m-
	Source Properties					
	tool a					
					1	
🍃 Start 🔍 Design 🚺 Files 🚺 Librari	es 😫 Syn 4 🕩 🖸	D:\adder\half_adder.sch		full_adder.sch		
Errors						+- D & ×
						^
						~
Console 🙆 Errors 🔔 Warnings 😿	Find in Files Results					
Set the selected module as the top of the design						[-1076,2284]

13. Sellect "half_adder" on source screen and extend the "Design Utilities" below, then double click "Create schematic symbol". So we can use half adder design on full adder design.

*		ISE Proje	ct Navigator (P.28xd) - D:	adder\adder.xise - [full_adder.sch	Í	- 8 ×
File Edit View Project Source Process Add To	ols Window Layout	Help				_ # ×
「Noux」です。 第二章 「「」です。 「」でする。 「」でする。 「」です。 「」です。 「」です。 「」でする。 「」でする。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」でする。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」です。 「」でする。 「」です。 「」 「」です。 「」です。 「」 「」です。 「」 「」 「」 「」 「」 「」 「」 「」 「」 「」	· / 8 8 / 3 /	6808 /	* K? > Z A V			
Design ++ - # 2	× N					
All Herrarchy Image: Section 2 Image:	戸秋雪上橋 谷谷 へ〇人					
No Processes Running	A					
In Processe kull and der Processe kull and der Decision Utilities Check Breigin Rules View HDE Instantiation Template						
> Start 🕫 Design 🚺 Files 🚺 Libraries 🎛 Syn (1	• 0	D:\adder\half_adder.sch		full_adder.sch	×	
Errors						+□ 8 ×
						~ ~
Console O Errors 🔔 Warnings 😹 Find in Files Ret	sults					[-1072.1816]

14. In "symbols" tab you can see created objects in ("project directory") in "categories" tab.

2		ISE Project Navigator (P.28xd) - D/(add	er\adder.xise - [full_adder.sch*]	- 0 ×
File Edit View Project Source Process Add	Tools Window Layout	Help		2 8 8
1000 H 60 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	r r 29 29 F 🖬 📝	SHED PR PER V		
Symbols ++ D #	<u> </u>			
Categories Categories Categories Catal Symbolss Adhynetic Adhynetic Categories Categories Categories Categories Categories Symbols Sy	「「「「「」」」」で、「「」」」」で、「」」」」で、「」」」」で、「」」」」」」」」			
Simbol Nane Fifter Orientation Rotate 0				
Symbol Info				
son D Pies D Ubraries 😤 Symbols (22) Options 4	R	full addersch*	8	
Concer	120			
	2042			· · · · · · · · · · · · · · · · · · ·
Tell cousine of fillows Try waynings (1980 Hind in Hies H	805			[1572,848]

15. Build full adder like the image below

* * * * * * * * * * * * * * * * * * *	//////////////////////////////////////	□ ⊡ ፆ १ । ► Σ ⊀ ♀			
Select Options	<u>米</u> マ				
When you dick on a branch: Select the entire branch Select the line segment	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
When you move an object: Keep the connections to other objects Break the connections to other objects	4 10 N				
When you use the area select tool, select the objects that:	0		Input_A Output_X	Output_X>	
Intersect the area			Input_B Output_Y		
When you use the area select tool, select: Objects including attribute windows Objects excluding attribute windows Stitle windows and	9 9 0	half_adder) — coo	
	7			j#2	
	2				
~	¢		-		
Piles Libraries 😫 Symbols 🗐 Options 4	<u>e</u>	D:\adder\full_adder.sch	8		
🚺 Piles 🚺 Libraries 🙁 Symbols 🔅 Options 🍕 i		D: \adder ful_adder.sch			

16. After complete the design we must test it by using simulator to understand and confirm its behavior. Add new "VHDL Test Bench" and name it "test_full_adder" like below. Next screen will ask you which component to be tested. Click next and finish button to complete.



		ISE Project Navigator (P.28xd)	D:\adder\adder.xise - [D:\adder\full_adder.s	ch]	
Ile Edit View Project Source Process Add	Tools Window Lay	out Help			- 6
A D D X D X	P P 28 28 7 5	3 🖂 5 8 8 9 <i>P 1</i> ? 🕨 2 ⊀	V		
ns ++ 0	8 × 🕅				
Select Options	🗆 🔏 💠 🖓				
When you dick on a branch:	÷ 🐔				
Select the entire branch					
 Select the line segment 	►				
When you move an objects	*	2	ew Source Wizard	×	
Keen the connections to other objects	2				
O Break the connections to other objects	5	Select a program with which to approxiate the	Des 20 278		
	5		num addi ce.		
When you use the area select tool, select the objects	0	full_adder			
Are endered by the tree	/	half_adder		Cuput_X)	
O Intersect the area					
	A				
When you use the area select tool, select:	R				
Objects including attribute windows	4			~	
O Objects excluding attribute windows				<u>C_Out</u>	
O Autobales windows only	177				
	<u> </u>				
	<u>A</u>				
	<u>s</u>				
	2				
	<u>*</u>				
		More Info	< Back Next > 0	Cancel	
	Y				
Files Libraries 😤 Symbols 🜮 Options	• • •	D:\adder\full_adder.sch			
					** 🗆
Console 🙆 Errors 🧘 Warnings 🙀 Find in Files	s Results				
					1000

17. The test bench should look like the image below.



18. You should enter all input combinations and see the results to verify the design. After doing that to start simulation you should save it and go to the design tab. Then On the top of the tab you should see View section and click on the simulation checkbox. Double click on the "Simulate Behavioral Model" and the simulation screen will appear.

Example input set; A<= '1'; B<= '0'; C_in<= '1'; Wait for 10 ns;



19. You can zoom in to see inputs and outputs clearly



20. Like full adder design we can build 4 bit adder with combining full adders. To do that you should create new schematic file and then you should make it top module by right clicking it and selecting "Set as Top Module". To use full adder design modularly in 4 bit adder design, you should create schematic symbol of full adder.

21.

- When you try to connect wires, like the picture below, you will see that you cannot connect wires with buses. Bus tap is used to separate and combine buses.
- After creating a single wire, you should name it like "Sum(3:0)" to build 4 bit bus. ISE change wire to bus when you named it like a bus.
- After that, you should add "bus tab" to access wires of bus.
 - 1. First, click on the bus tap icon
 - 2. Click on the bus that you want to add bus tap
 - 3. Rotate the bus tap as needed.
 - 4. Finally you can drop the bus tap near the bus and it will attach to the bus. (Not directly on the bus, click on a blank space near the bus)



22. You should test 4 bit adder. Test procedure is the same (Don't forget to convert the design to symbol). You should obtain results like below when you prepare test to add (5 and 3).

	ISE Project Navigator (P.28xd) - D\adder\adder.xise - [test_4_bit_full_adder.vhd]	- 8 ×
File Edit View Project Source Process Tools Window	Layout Help	= 6 x
Design → □ Ø X If Werk (0) ● If and the mentation () ● If and the field of t	24 B : IN STD LODIC VECTOR (S DORNTO 0); 27 C.in : IN STD LODIC; 28 C.out : OUT STD LODIC; 29 Sum : OUT STD LODIC; 20 SIONAL A : STD LODIC VECTOR (S DORNTO 0); 20 SIONAL A : STD LODIC VECTOR (S DORNTO 0); 31 SIONAL A : STD LODIC; VECTOR (S DORNTO 0); 32 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 33 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 34 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 35 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 35 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 36 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 37 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 39 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 39 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 30 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 30 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 31 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 32 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 33 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 34 SIONAL C.in STD LODIC; VECTOR (S DORNTO 0); 35 SIONAL C.	
No Processes Running Processes Running Processes Running Processes four bio full, ridder Verall Functional Model Veral Rifl, Instantional Model Veral Rifl, Instan	<pre>41 A ~> A, 42 B ~> B, 43 C_ln ~> C_ln, 44 C_out ~> C_unt, 45 C_ln ~> C_unt, 46 C_out ~> C_unt, 47 C_unt ~> C_unt, 48 C_unt ~> C_unt, 49 C_unt ~> C_unt, 40 C_unt ~> C_unt, 40 C_unt ~> C_unt, 40</pre>	
Start at Design () Files () Libraries ⊉ Sym + ()	C Dijudder Vall judder und 💟 🕑 Dijudder Vary Jet, Sall judder und 💟 🔝 teest, 4 jair, Sall judder und 💟	3
Errors		** 0 8 ×
Console Strove & Warnings Strole Find in Files Results		
Console Otrors A Warmon K Find in Piles Results		Ln 54 (

